ALD deposited thin HfO₂ films: electrical and structural characterization.

M.A. Botzakaki^{*} S.N. Georga, C.A. Krontiras, University of Patras, Department of Physics, 26504 Rion-Patras Greece

G. Skoulatakis, S. Kennou and S. Ladas

University of Patras, Department of Chemical Engineering, 26504 Rion-Patras

Greece

P. Svarnas

University of Patras, Department of Electrical and Computer Engineering, High Voltage Laboratory, 26504 Rion-Patras Greece

C.Tsamis, E. Makarona

NCSR "Demokritos", Inst. of Advanced Materials, Physicochemical processes, Nanotechnology & Microsystems, GR 15310 Aghia Paraskevi, Athens, Greece

The further dimensional shrinking of MOS devices is necessary in order to follow the continuous requirement of faster devices for technological applications. Towards this goal, new substrates, such as s-Si, Ge and III-V semiconductors, with higher carrier mobility than Si are studied [1,2]. On the other hand, in order to replace SiO₂, "new" high-k materials such as ZrO_2 , Al_2O_3 , HfO_2 are also studied [3,4]. ALD is one of the most promising deposition technique in microelectronics because it gives the opportunity to deposit ultra thin films at relatively low temperatures with absolute control of the thickness. HfO₂ is a promising gate dielectric material mainly due to the high dielectric value (20-25). In this study we deposit HfO_2 dielectric films, in pre-cleaned p-Ge substrates via ALD technique in three different deposition temperatures. X-ray Photoelectron Spectroscopy (XPS) analysis revealed that stoichiometrical HfO₂ was deposited in all three deposition temperatures. AFM analysis reveals that HfO₂ films are uniform, cohesive with very low roughness. In order to electrically characterize these structures, $Pt/HfO_2/p$ -Ge structures were constructed through photolithography and lift off methods. The electrical response as well as the Density of Interfacial traps (D_{it})of the structures were tested/evaluated through C-V, C-f and G-V measurements. A passivation layer of plasma grown GeO₂ (2nm) was developed in between the gate dielectric and the Ge substrate. The structures were also characterized by C-V, C-f and G-V measurements.

References

K.C. Saraswat et al. Microelectron. Eng., 80, 15 (2005).
M.A. Botzakaki et al., Microelectron. Eng. 112, 208 (2013).
J.M. Rafi et al.J. Electrochem. Soc. 158 (5) G108 (2011).
Z. Tan et al. ECS Solid State Lett. 2 (8) P61-P62 (2013).



This research has been co-financed by the European Union (European Social Fund – ESF) and Greek national funds through the Operational Program "Education and Lifelong Learning" of the National Strategic Reference Framework (NSRF) - Research Funding Program: Heracleitus II. Investing

in knowledge society through the European Social Fund.

* mpotzakaki@physics.upatras.gr